Concurrent EDA Concurrent EDA
  • Home
  • Services
    • Vision Design Services
    • FPGA Cloud Design
    • Software Analysis
  • IP Cores
    • Image Processing
    • Security
      • MD5 Stream Authentication
    • Math Cores
    • Networking Cores
      • High-availability Seamless Redundancy/Parallel Redundancy Protocol (HSR-PRP) Switch Core
      • Managed Redundant Switch Core
      • Managed Ethernet Switch
      • Unmanaged Ethernet Switch
      • Multiport Time Sensitive Networking Switch Core
    • Synchronization Cores
      • MultiSync Core
      • PreciseTimeBasic Core
      • 1588Tiny: Slave Only Core
      • IRIGtimeM
      • IRIGtimeS
    • Cybersecurity Cores
      • Substation Automation Systems Cryptographic IP Core Info
      • COEsec
    • Evaluation Kits
      • Multiport TSN Kit
      • Zynq HSR/PRP/PTP Card
      • SMARTzynq Brick
      • SMARTzynq Switch Module
      • SMARTmpsoc Module
      • SMARToem Module
      • NEToem Module
  • FPGA Modules
    • AMD Embedded+
    • Versal AI Edge
      • AMD Versal AI Edge Evalboard with VE2302 device
      • Versal TE0955 SoM w/ VE2302 device
    • Zynq UltraScale+
    • Zynq US+ Andromeda
    • Zynq UltraScale+ RFSoC
    • Zynq 7000 Series
      • JumpStart Design
    • Kintex UltraScale
    • Kintex 7
    • Artix 7
    • Spartan UltraScale+
    • Spartan 6 Ethernet
    • Spartan 6 USB
    • Intel SoM
    • Carrier Boards
      • TE0705 - Zynq 4x5 (Simplified)
      • TEBF0808 - TE080X UltraITX+ Base
    • Dev Boards
      • EDDP Motor Control Kit
      • Red Pitaya
  • Cameras
    • Super High Resolution
    • High Resolution
    • Beyond Visible
    • Camera Bundles - 1.1 MP
    • Camera Bundles - 2.1 MP
    • GigaSens HS 2-561 CXP
    • GigaSens HS 2-1123 CXP
    • GigaSens HS 2-2247 CXP
    • GigaSens HS 2-500 10GigE
    • GigaSens CV 1.1 CXP
    • GigaSens CV 2.0 CXP
    • GigaSens CV 2.0 10GigE
    • GigaSens HDK
    • EoSens 25CXP+
    • EoSens 21CXP2
    • EoSens 12CXP+
    • EoSens 4CXP
    • EoSens 3CXP
    • EoSens 2.0CXP2
    • EoSens 1.1CXP2
  • Frame Grabbers
    • Euresys Coaxlink Series
    • Silicon Software
      • microEnable 5 Marathon
      • Design Services
      • VisualApplets 3
      • VisualApplets Expert
      • VisualApplets Libraries
      • VisualApplets Protection
      • VisualApplets Embedder
  • News
  • Contact

Math Cores

Matrix algebra is the manipulation of a matrix, a rectangular array of numbers, or several matrices. Matrices can be added and subtracted entry wise, and multiplied according to a rule corresponding to composition of linear transformations. Matrices find many applications. Physics makes use of them in various domains, for example in geometrical optics and matrix mechanics. The latter also led to studying in more detail matrices with an infinite number of rows and columns.

Examples of Matrix Manipulation:

There are numerous examples of how matrices are used to calculate data. Matrices encoding distances of knot points in a graph, such as cities connected by roads, are used in graph theory, and computer graphics use matrices to encode projections of three-dimensional space onto a two-dimensional screen. Matrix calculus generalizes classical analytical notions such as derivatives of functions or exponentials to matrices. The latter is a recurring need in solving ordinary differential equations.

Concurrent EDA has the capability to rapidly create matrix/math processing cores that operate at 1 to 100 billion operations per second. The following are completed cores that implement matrix/math processing functions and illustrate the types of cores that Concurrent EDA can create using our automation tools.

Math Cores

FPGA Math Cores

Core NameDescriptionPerformance and Area
Boolean Matrix Multiply A Boolean matrix core designed for matrix multiplication and optimized for matrices with elements up to 1024x1024 elements.

Reference: Logical Matrix Manipulation
 
  • 85 Giga-ops/sec
  • 200 MHz
  • 4,337 LUTs
Matrix Multiply A matrix core optimized for the multiplication of matrices.

Reference: Matrix Multiplication
 
  • 9.4 Giga-ops/sec
  • 200 MHz
  • 3,721 LUTs

Contact

  Telephone 412.687.8800
  Address 5001 Baum Blvd Ste 640
Pittsburgh PA 15213
  Email info@concurrenteda.com
Bootstrap is a front-end framework of Twitter, Inc. Code licensed under MIT License. Font Awesome font licensed under SIL OFL 1.1.