Concurrent EDA Concurrent EDA
  • Home
  • Services
    • Vision Design Services
    • FPGA Cloud Design
    • Software Analysis
  • IP Cores
    • Image Processing
    • Security
      • MD5 Stream Authentication
    • Math Cores
    • Networking Cores
      • High-availability Seamless Redundancy/Parallel Redundancy Protocol (HSR-PRP) Switch Core
      • Managed Redundant Switch Core
      • Managed Ethernet Switch
      • Unmanaged Ethernet Switch
      • Multiport Time Sensitive Networking Switch Core
    • Synchronization Cores
      • MultiSync Core
      • PreciseTimeBasic Core
      • 1588Tiny: Slave Only Core
      • IRIGtimeM
      • IRIGtimeS
    • Cybersecurity Cores
      • Substation Automation Systems Cryptographic IP Core Info
      • COEsec
    • Evaluation Kits
      • Multiport TSN Kit
      • Zynq HSR/PRP/PTP Card
      • SMARTzynq Brick
      • SMARTzynq Switch Module
      • SMARTmpsoc Module
      • SMARToem Module
      • NEToem Module
  • FPGA Modules
    • AMD Embedded+
    • Versal AI Edge
      • AMD Versal AI Edge Evalboard with VE2302 device
      • Versal TE0955 SoM w/ VE2302 device
    • Zynq UltraScale+
    • Zynq US+ Andromeda
    • Zynq UltraScale+ RFSoC
    • Zynq 7000 Series
      • JumpStart Design
    • Kintex UltraScale
    • Kintex 7
    • Artix 7
    • Spartan UltraScale+
    • Spartan 6 Ethernet
    • Spartan 6 USB
    • Intel SoM
    • Carrier Boards
      • TE0705 - Zynq 4x5 (Simplified)
      • TEBF0808 - TE080X UltraITX+ Base
    • Dev Boards
      • EDDP Motor Control Kit
      • Red Pitaya
  • Cameras
    • Super High Resolution
    • High Resolution
    • Beyond Visible
    • Camera Bundles - 1.1 MP
    • Camera Bundles - 2.1 MP
    • GigaSens HS 2-561 CXP
    • GigaSens HS 2-1123 CXP
    • GigaSens HS 2-2247 CXP
    • GigaSens HS 2-500 10GigE
    • GigaSens CV 1.1 CXP
    • GigaSens CV 2.0 CXP
    • GigaSens CV 2.0 10GigE
    • GigaSens HDK
    • EoSens 25CXP+
    • EoSens 21CXP2
    • EoSens 12CXP+
    • EoSens 4CXP
    • EoSens 3CXP
    • EoSens 2.0CXP2
    • EoSens 1.1CXP2
  • Frame Grabbers
    • Euresys Coaxlink Series
    • Silicon Software
      • microEnable 5 Marathon
      • Design Services
      • VisualApplets 3
      • VisualApplets Expert
      • VisualApplets Libraries
      • VisualApplets Protection
      • VisualApplets Embedder
  • News
  • Contact

Open Instrument Platform: Red Pitaya

Red Pitaya

 

Overview

Red Pitaya is an open-source measurement and control tool replacing many expensive laboratory instruments!

Key Features

  • High performance hardware at a surprising price tag.
  • Replaces most essential instruments:
    • Oscilloscope
    • Spectrum Analyzer
    • Signal Generator, LCR meter)
  • LAN or wireless access from any WEB browser via tablet or a PC regardless of the OS (MAC, Linux, Windows, Android, iOS).
  • LabView and MATLAB® interface.
  • Possibility to make your own application and share it with others.
  • Open source software.

Software

Red Pitaya is based on GNU/Linux operating system and can be customized at different programming levels. Available software interfaces include: HDL, C/C++, scripting languages, MATLAB and HTML based web interfaces.

A hardware development platform is available. Latest documentation, design support files, reference design source files and tools are available for download free of charge.

Red Pitaya Diagnostic Kit with Enclosure

  • 1x Red PItaya (v1.1)
  • 2x Pintex CP-2100 Oscilloscope Probes
  • 2x SMA to BNC Adapters to attach probes
  • 1x Micro USB Power Supply Adapater
  • 4GB Micro SD Card
  • Transparent Enclosure
Red Pitaya Diagnostic Kit Red Pitaya Enclosure
Red Pitaya Features Red Pitaya Pins Red Pitaya RF Input Red Pitaya RF Output

 

Pricing and Availability

  • Pricing: $325
  • Availability: Now
  • Ships from United States
  • Call 412-687-8800

Contact

  Telephone 412.687.8800
  Address 5001 Baum Blvd Ste 640
Pittsburgh PA 15213
  Email info@concurrenteda.com
Bootstrap is a front-end framework of Twitter, Inc. Code licensed under MIT License. Font Awesome font licensed under SIL OFL 1.1.